JPS6061844A - キヤツシユ制御方式 - Google Patents

キヤツシユ制御方式

Info

Publication number
JPS6061844A
JPS6061844A JP58169945A JP16994583A JPS6061844A JP S6061844 A JPS6061844 A JP S6061844A JP 58169945 A JP58169945 A JP 58169945A JP 16994583 A JP16994583 A JP 16994583A JP S6061844 A JPS6061844 A JP S6061844A
Authority
JP
Japan
Prior art keywords
resident area
area
resident
tag
nonresident
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58169945A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6351296B2 (en]
Inventor
Hideo Tamura
秀夫 田村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58169945A priority Critical patent/JPS6061844A/ja
Publication of JPS6061844A publication Critical patent/JPS6061844A/ja
Publication of JPS6351296B2 publication Critical patent/JPS6351296B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58169945A 1983-09-14 1983-09-14 キヤツシユ制御方式 Granted JPS6061844A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58169945A JPS6061844A (ja) 1983-09-14 1983-09-14 キヤツシユ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58169945A JPS6061844A (ja) 1983-09-14 1983-09-14 キヤツシユ制御方式

Publications (2)

Publication Number Publication Date
JPS6061844A true JPS6061844A (ja) 1985-04-09
JPS6351296B2 JPS6351296B2 (en]) 1988-10-13

Family

ID=15895795

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58169945A Granted JPS6061844A (ja) 1983-09-14 1983-09-14 キヤツシユ制御方式

Country Status (1)

Country Link
JP (1) JPS6061844A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01173696U (en]) * 1988-05-20 1989-12-08

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS559201A (en) * 1978-06-30 1980-01-23 Fujitsu Ltd Buffer memory control system
JPS5619571A (en) * 1979-07-23 1981-02-24 Nec Corp Buffer memory unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS559201A (en) * 1978-06-30 1980-01-23 Fujitsu Ltd Buffer memory control system
JPS5619571A (en) * 1979-07-23 1981-02-24 Nec Corp Buffer memory unit

Also Published As

Publication number Publication date
JPS6351296B2 (en]) 1988-10-13

Similar Documents

Publication Publication Date Title
EP0095033B1 (en) Set associative sector cache
US3761881A (en) Translation storage scheme for virtual memory system
US5325511A (en) True least recently used replacement method and apparatus
US6202125B1 (en) Processor-cache protocol using simple commands to implement a range of cache configurations
EP3964967A1 (en) Cache memory and method of using same
US5287482A (en) Input/output cache
US6044441A (en) Method and apparatus for encoding valid and invalid states in a cache with an invalid pattern
JPS6061844A (ja) キヤツシユ制御方式
JPH02308349A (ja) バッファ記憶制御装置
US5960456A (en) Method and apparatus for providing a readable and writable cache tag memory
KR900000955B1 (ko) 자기 디스크 제어장치
JP3729832B2 (ja) キャッシュメモリ装置
JPH09282231A (ja) ライトバック型キャッシュ装置
JP2703255B2 (ja) キャッシュメモリ書込み装置
JPS63259749A (ja) 仮想記憶制御方式
JPH0831076B2 (ja) 入出力処理装置
JPH02302851A (ja) キャッシュメモリ装置
JPS6022777B2 (ja) デ−タ転送方式
JP2507721B2 (ja) バツフアメモリ装置
JPH02188849A (ja) キャッシュメモリ方式
JPH09274589A (ja) キャッシュミスアドレス分布トレース回路
JPH0514292B2 (en])
JPH0883213A (ja) キャッシュメモリを含む記憶装置
KR19980075349A (ko) 마이크로 프로세서의 캐시 데이터 액세스 장치 및 방법
JPS5842546B2 (ja) ストア制御方式